Retiming is an efficient technique for redistributing registers 
Introduction
In modern VLSI design the optimization of synchronous sequential circuits is a key issue. In order to optimize synchronous circuits, combinational optimization techniques are usually applied in synthesis systems while sequential optimization techniques are only rarely used.
A very promising sequential optimization technique is called retiming. Retiming moves registers across combinational logic blocks without changing the logic function inside the blocks. Leiserson and Saxe [9, 10] showed that retiming can be used for minimizing the clock period as well as for minimizing the number of registers under a clock period constraint. It can be applied to circuits with levelsensitive latches [11] or edge-triggered flip-flops [10, 16] . Several extensions to retiming [15, 2, 3] as well as efficient implementations [16, 13] have been proposed which show that retiming is even applicable to large circuits. In this paper, we focus on sequential circuits having edgetriggered flip-flops as registers. However, the concepts and approaches of this paper can also be transferred to circuits with level-sensitive latches.
Most retiming approaches assume that edge-triggered sequential circuits have only a single clock. Industrial designs, however, are usually multiple-clock systems, i.e., difThis work was supported in part by DFG under grant AN 125/17. ferent registers may be connected to different clocks. This fact complicates the retiming problem because additional constraints are imposed on register movements in order to preserve temporality [17] . Lockyear and Ebeling [11] , and Ishii et al. [7] already tackled the problem of retiming multiphase level-clocked circuits. However, their approaches are restricted to the special class of well-formed circuits in which the sequence of clock phases has the same order along any path through the circuit. Thus, these approaches need not impose additional constraints on register movements. In general multiple-clock circuits, however, these constraints must be taken into account explicitly.
Most of the existing retiming approaches assume that the circuit has a single reset signal for all registers which is activated only once at the beginning of circuit operation [19, 5, 14] . Thus, they only tackle the problem of computing an initial state for the retimed circuit that is equal to the initial state of the original circuit. Singhal et al. [18] generalized the retimed initial state problem to the retimed reset state problem by allowing, e.g., different reset lines to be activated during different clock cycles. They showed that register moves may be constrained due to the assumption about reset activation and due to different reset signals connected to different registers. However, they only looked at a single retiming move and did not present an overall retiming algorithm that finds an optimal retiming in accordance with the retimed reset state problem.
Registers may have a load enable (also called clock enable) capability. It is desirable that retiming preserves the load enables because modeling a load enable by a simple register with extra logic increases area and delay costs. E.g., many FPGAs offer the load enable capability for free, making its use imperative for good FPGA design. Thus, a retiming approach should be able to move registers together with their load enables across logic blocks. This problem was addressed in [1] and [6] . Camposano and Plöger [1] stated several conditions for a valid retiming step involving load enable registers. However, they did not present an overall approach for computing a retiming solution that satisfies these constraints. A first idea for solving the retiming problem in circuits with multiple load enable and clock signals was introduced in [8] , but no practical implementation and no experimental results were shown.
In this paper, we present basic theory and an efficient approach for retiming synchronous circuits where different registers can be connected to different clocks, asynchronous and synchronous reset signals, and load enable signals. After some background information on traditional retiming in Section 2, we show in Section 3 how to partition the registers into classes. On the basis of these classes we define a circuit transformation called multiple-class retiming which guarantees that the retimed circuit is a sufficiently old replacement [9] of the original circuit. In Section 4 some theoretical aspects of multiple-class retiming are shown which lead to an efficient implementation. Section 5 presents an efficient multiple-class retiming approach. It transforms the problem of retiming a multipleclass sequential circuit into a traditional single-class retiming problem. Then, any state-of-the-art retiming approach can be used which has been presented, e.g., for clock period minimization or register minimization under a clock period constraint. Finally, the multiple-class sequential circuit is updated according to the solution for the single-class retiming problem. This also includes the computation of equivalent asynchronous and synchronous reset states for the retimed circuit.
In order to show the applicability, we implemented our new approach and applied it to the clock period minimization problem. Experimental results in Section 6 show the efficiency of our multiple-class retiming approach.
Background
In this section, we briefly review the terminology and the graph model for single-class sequential circuits.
Leiserson and Saxe [9, 10] A retiming is an integer-valued vertex labeling r : V ! Z.
A retiming (or lag) value rv denotes the number of registers that are moved from the outputs to the inputs of v. The retimed graph G r = hV;E;d;w r i can be derived from the original graph G by computing the retimed edge weights, w r e uv = we uv + rv ,ru: (1) Similarly, the retimed path weight w r p of a path p : u ; v is computed by w r p = wp + rv , ru. A retiming r : V ! Z is legal [10] if for each edge e uv the retimed edge weight w r e uv is nonnegative, i.e., w r e uv 0.
A retiming r 0 : V ! Z with r 0 v host 6 = 0 moves registers across inputs and outputs. However, an equivalent retiming r for which rv host = 0 holds can always be obtained from r 0 by the normalization [5] 
In the sequel we will always assume that rv host = 0 holds.
Multiple-class retiming
Before looking at the problem of multiple class retiming, we present the types of registers we are going to support and how to model these different types in a retiming graph.
The left hand side of Fig. 1 shows a generic register l between some gates u and v. Each register l is at least connected to a data input and output signal and a clock signal clk. A register may be connected to further control signals which are an asynchronous reset signal ars causing an asynchronous set or clear behavior, a synchronous reset signal srs causing a synchronous set or clear behavior, a load enable (or clock enable) signal le.
Contrary to the circuits handled by most of the existing retiming approaches we now also consider circuits containing multiple types or classes of registers.
Definition 1 (Register class) A class C of registers is characterized by a tuple clk, le, ars, srs of signals. A register l is contained in class C iff each of its control signals is identical to the corresponding signal in the tuple of class C.
The case that some register does not use, e.g., a load enable is modeled by connecting a constant 0 signal to the input le. Two clock signals are identical if they have the same period and phase offset. Two load enable or reset signals are identical if the signals are logical equivalent. The (a)synchronous reset state is determined by the reset signal being connected to either a set or clear input of the register. However, the class of a register does not depend on the reset state itself. Registers that belong to the same class are denoted compatible registers.
In the sequel, a circuit containing different classes of registers is called a multiple-class circuit in contrast to a singleclass circuit which contains only one class of registers. For a multiple-class circuit it is no longer sufficient to store the number of registers we uv on an edge e uv of the retiming graph, as each register may belong to a different class. This information needs to be modeled in the retiming graph.
Therefore, we introduce a modified retiming graph G mc = hV;E;d;li which we call mc-retiming graph or short mc-graph (an example is depicted right hand side of Fig. 1 ). Instead of the edge values we uv we place an ordered list le uv = l 1 ; : : : ; l we uv on each edge. This list indicates a sequence of we uv registers on this edge. l 1 corresponds to the register closest to the source of the edge, while l we uv is the register closest to the sink of the edge. An optional superscript j at some register l j i denotes the index of the corresponding register class C j . Additionally, for each load enable and reset signal we introduce an output vertex in the mc-retiming graph.
For an mc-graph we keep the notion of edge weights which are now given by the length of the lists: we uv = jle uv j. Similarly to the single-class retiming graph (scgraph) we apply the concept of register lists also to paths:
The sequence of registers on path p : u ; v is given by the list lp and l i p denotes the i-th register on that path.
A basic mc-retiming step for a vertex v can now be performed as depicted in Fig. 2 . E.g., for one forward mcretiming step at vertex v, there must be a complete layer of registers at the incoming edges of v which comprises the last registers in each list. During the forward retiming step, the registers of the layer are removed from their list, and a new layer is inserted at the fanout edges of v by prepending a register to the list of each outgoing edge.
Of course, for multiple-class circuits certain restrictions apply to the validity of such a mc-retiming step. A mcretiming step is valid if it yields a circuit which is a sufficiently old replacement [9] of the original circuit. It has been shown in [1] for load enable signals that such a retiming step is valid if all registers of the layer to be moved are connected to the same load enable signal. The same condition applies to the clock signal in order to preserve the temporal equivalence of the circuit [17] . Registers with reset signals can be moved if the corresponding signals are identical [18] . Since our definition of register classes is based on the same conditions, we can relate the validity of a mcretiming step to the classes of the registers to be moved:
Theorem 1 (Validity of a mc-retiming step)
A mc-retiming step as shown in Fig. 2 
is valid if all registers to be moved belong to the same class.
The proof of this theorem directly follows from [17, 1, 18] . Note that by examining the state space or the logic functions we may find few cases where registers of different classes can be moved across a vertex while still preserving circuit equivalence. However, such extensive analysis would deteriorate the efficiency of retiming. Therefore, we do not consider such cases.
As in traditional single-class retiming, we can also define a retiming for a multiple-class circuit as an integer valued vertex labeling r : V ! Z. The validity of such a retiming for a multiple-class circuit is given by the following theorem. The proof of this theorem follows from the validity of each single basic mc-retiming step. In the following sections we will show how a legal mc-retiming can be efficiently computed.
Theory of multiple-class retiming
We will now derive some properties of mc-retiming and we show its relation to sc-retiming. This relation will lead to an efficient implementation of mc-retiming. The proofs of the theorems can be found in [4] .
Let a legal retiming r : V ! Z be given for a scretiming problem where no register is moved across the inputs/outputs of the circuit, i.e., rv host = 0. It was shown in [12] that the retiming values are bounded from above and from below as given by the following theorem. Intuitively, we can not move more registers forward or backward across v than the minimum number of registers available on any path from v host to v or from v to v host , respectively. Theorem 3 guarantees for sc-retiming that, e.g., up to r max v registers can be moved backward across v. However, for mc-retiming this may not be possible since different register classes can prohibit some retiming steps. This is illustrated by the following example. We will now investigate the condition under which a retiming value is a valid mc-retiming value.
Definition 2 (Valid mc-retiming value) A retiming value rv is a valid mc-retiming value iff rv can be implemented by a sequence of valid mc-retiming steps.
The validity of rv is directly related to the compatibility of the registers in the layers that can be reached on the incoming and outgoing paths of vertex v.
Theorem 4 (Conditions for a valid mc-retiming value) A retiming value rv 0 is a valid mc-retiming value iff a) rv r max v, b) rv ,1 is a valid mc-retiming value, and c) all registers l rv p on all paths starting at vertex v are compatible. A retiming value rv 0 is a valid mc-retiming value iff a) rv r min v, b) rv + 1 is a valid mc-retiming value, and c) all registers l wp+1+rv p on all paths ending at vertex v are compatible. Trivially, rv = 0 is always a valid mc-retiming value.
From Theorem 4 it follows that there exist a unique lower and upper bound for the valid mc-retiming values of each vertex which we will denote forward mc-retiming bound r mc min v and backward mc-retiming bound r mc max v, respectively. Because of Theorem 4 these bounds never exceed the sc-retiming bounds, i.e., By Theorem 3, a legal sc-retiming only guarantees that r min v rv r max v. If we also want to guarantee a legal mc-retiming solution, we must additionally incorporate the mc-retiming bounds (4) into the mc-retiming problem formulation. This leads to the following pivotal theorem which states the conditions for a legal mc-retiming solution.
Theorem 5 (Legal mc-retiming) A retiming r : V ! Z is a legal mc-retiming iff the following conditions hold:
8e uv 2 E : ru ,rv we uv 
Conditions (5) and (6) are the same as for sc-retiming and simply reflect the demand for positive retimed edge weights and prohibition of input/output moves, respectively. Additionally, condition (7) allows only valid mc-retiming values. These values can be implemented by valid mcretiming steps. Thus, r represents a legal mc-retiming according to Theorem 2.
Corollary 1 A mc-retiming r : V ! Z is legal iff r is a legal sc-retiming and all retiming values fulfill the constraints given by the mc-retiming bounds.
Corollary 1 directly leads to an efficient approach for mc-retiming. We can use any sc-retiming approach during the search for an optimal mc-retiming solution as long as we satisfy the additional mc-retiming bounds for the retiming values. The following section will show that these mc-retiming bounds can be incorporated into the traditional sc-retiming problem formulation in a natural way.
Efficient algorithm for mc-retiming
In the last section we showed that a mc-retiming solution can be obtained by performing sc-retiming with additional constraints on the retiming values. In order to do so we now propose an efficient mc-retiming approach which performs the following three steps:
1. Compute backward and forward mc-retiming bounds.
2. Compute sc-retiming which fulfills the mc-retiming constraints using any generic retiming approach.
3. Move the registers in the graph G mc to their final positions according to retiming values obtained in step 2.
The following subsections will explain these steps in more detail.
Computing the mc-retiming constraints
We will only show how to compute the backward mcretiming bounds r mc max v. All results derived for this case can be easily transfered to the computation of the forward mc-retiming bounds r mc min v.
From Section 4 we know that a unique value r mc max exists for each vertex of the graph G mc . We call a retiming r where r v = r mc max v for each vertex v a maximal backward retiming because it moves the registers as far as possible backward toward the primary inputs. We can compute a maximal backward retiming, and thus the values r mc max , by applying valid backward mc-retiming steps as long as possible while counting the number of registers which move across each vertex. The next theorem shows that no matter in which order we apply the basic retiming steps, we always end up with the unique maximal backward retiming r .
Theorem 6 (Maximal backward retiming) Let r be a legal mc-retiming which has already been implemented by valid mc-retiming steps. Then, as long as there exists a vertex u with ru r mc max u, there exists at least one vertex v for which a valid mc-retiming step can be applied.
Proof : Let u be a vertex with ru r mc max u. Then, each outgoing path p : u ; v host has a register l 1 p on it, and all these registers are compatible. By an iterative procedure [4] , we can show that either u or some vertex v in the transitive fanout of u is retimeable by a valid mc-retiming step.
Algorithm 1 Compute Backward Bounds(G
if v is backward mc-retimeable then
5:
Q Q f vg 6: end if 7: end for 8: while Q 6 = / 0 do 9: remove a vertex v from Q 10: while v is backward mc-retimeable do 11: backward mcretime step(v) 12: rv rv + 1 13: end while 14: for all u 2 FANINv do 15: if u is backward mc-retimeable then 16: Q Q f ug 17: end if 18: end for 19 : end while 20: return r mc max v rv Algorithm 1 shows an efficient procedure which computes the backward mc-retiming bounds r mc max . First, all vertices that are amenable for a backward mc-retiming step are added to the set Q. In the main loop one vertex v is removed from Q at a time and retimed backward as often as possible while increasing its retiming value accordingly. Then, each fanin vertex u of v which became backward retimeable due to the retiming of v is inserted into the set Q. The loop terminates when the set Q is empty. Then, each retiming value is equal to the backward mc-retiming bound r mc max . The runtime of this algorithm is OkV + E where k = maxfr mc max u j u 2 V g. This runtime complexity is strictly less than the complexity of existing sc-retiming approaches. E.g., the FEAS algorithm used for minimum clock period retiming takes a runtime of OV E lgV [10] . Algorithms for register minimization under a clock period constraint have even higher runtime complexities. Thus, the computation of the mc-retiming bounds has only a small impact on the runtime of the overall mc-retiming approach. This will also be shown by the results in Section 6.
SC-Retiming under mc-retiming constraints
The sc-retiming problem is an integer linear program (ILP) with difference constraints only. Thus, it can be solved efficiently, e.g., by shortest-path algorithms for minimum period retiming and by minimum-cost flow algorithms for register minimization [10] .
Corollary 1 shows that we can generate a legal mcretiming by searching for a legal sc-retiming with additional retiming constraints imposed. Using rv host = 0, we can rewrite the mc-retiming constraint (7) using two difference constraints, rv host ,rv ,r If we add these constraints to the sc-retiming problem, we again have an ILP with difference constraints only. Thus, we can still use the same efficient sc-retiming approaches but now we guarantee that the mc-retiming bounds are fulfilled. Note that only the number of constraints increases but not the number of variables. In fact, in the Minaret approach [13] it was shown that additional constraints may be used to reduce the size of the ILP such that less time is needed to solve the problem.
Other approaches, like the FEAS algorithm [10] or Reverse Retiming [5] , use the retiming graph as the basis for their computation. By the following steps, we can transform the mc-graph G mc = hV;E;d;li into a sc-graph G = hV;E E C ; d; wi such that the mc-retiming constraints for G mc are inherently modeled in the sc-graph G. The constraint edges enforce that any sc-retiming solution will not move more registers across a vertex v than given by the corresponding constraint edge weight. For example, for the sc-graph G in Fig. 4 it is guaranteed for vertex u that not more than 1 register is moved forward and not more than 3 registers are moved backward. Thus, the given mc-retiming constraints for vertex u will be fulfilled.
The number of constraint edges is only OV . As the runtime of retiming algorithms is usually quadratic or cubic in the number of vertices, the overall runtime is nearly not affected by the constraint edges. In fact, as proposed in [16, 13] a closer look often reveals that many constraint edges are redundant and can be removed because they are dominated by neighboring constraints.
Updating the mc-retiming graph
The last step of our mc-retiming approach is to move the registers of the mc-graph G mc to their final position according to the retiming values. Two problems must be solved. First, a proper sequence of mc-retiming steps must be found. Second, the asynchronous as well as the synchronous reset state must be computed for each moved register. In order to solve both problems, we use a modified version of the Update Registers algorithm proposed by Even et al. [5] . When moving a register backward or forward, the new reset states are computed by backward justification or forward implication, respectively.
It may happen that a backward move across a vertex v is not possible because backward justification fails. Similar to [5] we handle this conflict by decreasing the backward mcretiming bound r mc max v such that the conflicting backward move is no longer allowed. Then, a new retiming solution is computed that prohibits the non-justifiable backward move.
Alternatively, like in [14] we could derive additional retiming constraints already when computing the mc-retiming bounds such that the existence of a backward justification is guaranteed. As noted in [14] , this generally results in multiple sets of constraints for which multiple ILPs must be solved. Furthermore, we would have to justify a lot of backward moves which are eventually not implemented in the final retiming solution. Because of this large computational overhead, we dropped this alternative.
Results
In order to show the effectiveness and efficiency of our approach, we chose clock period minimization as the retiming optimization goal. For ease of implementation, we used the unit delay model to estimate gate delays. Of course, using a more realistic delay model is only a matter of having access to an appropriate timing analyzer. For the generic scretiming approach, we selected Reverse Retiming [5] . It has the same complexity as FEAS [10] but on average it generates retiming solutions for which the reset state computation is easier [5] . Additionally, we used acceleration techniques for minimum period retiming as proposed in [16] .
In order to solve the problems of backward justification and forward implication during reset state computation we use a straight-forward approach based on BDDs. The overall approach for updating the mc-retiming graph is implemented as described in Section 5.3.
We applied our mc-retiming approach to a set of midsized and large benchmark circuits from the LGSynth93 1 benchmark suite as well as to a set of industrial designs. Although the LGSynth93 benchmark circuits are single-class circuits, they were selected to show the efficiency of the computation of the mc-retiming bounds. The industrial circuits, denoted ind1 to ind9, are multiple-class circuits. Table 1 shows characteristic data for the computation of the mc-retiming bounds. The circuit name, the number of gates, and the number of registers are shown in columns 1 to 3. The number of register classes is given in column #C. Column #back and #forw show the overall number of backward and forward moves that are performed by the maximal backward and forward retiming algorithm, respectively. The last column shows the CPU time (DEC Alpha 4100 5/300) for computing the mc-retiming bounds.
For the industrial examples, the number of classes ranges from 2 to 18. CPU times for the computation of the mc-retiming bounds indicate that maximal backward and forward retiming can be performed very fast. E.g., it takes only 15.83 seconds for circuit s38417 with 22520 gates and 1465 registers.
The minimum period retiming results for the circuits of Table 1 are shown in Table 2 . The initial clock period, the initial number of registers, the clock period after retiming, and the number of registers after retiming are shown in the columns denoted initial CP, initial #reg, final CP, and final #reg, respectively. Column #steps shows the actual number of performed mc-retiming steps. Columns titled MINP and UREG give the CPU times for Reverse Retiming and updating the mc-retiming graph, respectively. Table 2 shows a substantial reduction in the clock period for the benchmark circuits as well as for the industrial designs. This indicates that retiming is a very powerful optimization technique also for multiple-class circuits. All backward moves could be justified by our BDD-based approach such that no backtrack was necessary. Comparing CPU times it is important to notice that the impact of computing the mc-retiming bounds on the efficiency of the overall retiming approach is low. This holds even if very efficient acceleration techniques [16] are used for the scretiming algorithm. This stresses the theoretical results of Section 5.1. Please note that the large CPU time in column UREG is due to the BDD-based reset state computation, which we have implemented in a straight-forward way only.
Conclusion
In this paper we have presented basic theory and an approach to retiming synchronous circuits where different registers can be connected to different clock, asynchronous and synchronous reset, and load enable signals. In order to manage this variety of registers, we introduced the concept of
